- Experience
- 6+ yrs
- Salary
- —
- Openings
- 1
- Posted
- 1 week ago
- Work mode
- In office
- Education
- MS or Ph.D. in Electrical/Electronic/Computer Engineering
- Resume
- Required to apply
Where you'll work
Sign in to tell us what does and doesn't work for you here — it sharpens every match we show you.
Job description
About the Role at AMD
AMD is dedicated to creating advanced products that propel next-generation computing, encompassing AI, data centers, PCs, gaming, and embedded systems. Rooted in innovation and collaboration, AMD fosters a culture where bold ideas and diverse perspectives thrive to tackle the world's toughest challenges. Joining AMD means contributing to cutting-edge AI developments and beyond, with a commitment to excellence, humility, and teamwork.
Key Responsibilities
- Lead a skilled engineering team focused on Scan, MBIST, and iJTAG test development for AMD’s latest IPs, including advanced processors and AI computing blocks.
- Collaborate closely with design teams to ensure correct implementation of DFT structures.
- Develop, implement, and verify DFT schemes on complex hard-IPs within ASIC and FPGA products.
- Design and apply testing methodologies for digital logic using various fault models such as Scan Compression, Stuck-At, Transition, and Path-Delay.
- Test diverse design components including memory, mixed-signal circuits, I/Os, custom LBISTs & MBISTs, and JTAG/IEEE1687 IJTAG standards.
- Create firmware-driven, cost-efficient test strategies featuring built-in diagnostic capabilities to facilitate debugging and fault isolation on bench and ATE.
- Work alongside New Product Introduction and Test teams to ensure prompt delivery of robust test patterns and resolve pattern-related issues.
- Support diagnosis and yield improvement throughout the product lifecycle.
- Build and guide a flexible, united team capable of tackling challenging tasks assigned by management.
Preferred Experience and Skills
- Hands-on experience throughout the DFT pre- and post-silicon cycles.
- Expertise in complex chip-level DFT architecture creation and implementation.
- Proficiency in Scan and Scan Compression techniques at both IP and SoC levels.
- Familiarity with DFT tools and ATPG methodologies including Stuck-At, At-Speed, and Path-Delay fault detection.
- Strong background in MBIST and knowledge of Tessent Streaming Scan Network (SSN) is advantageous.
- Competence in logic design with Verilog, including synthesis and Static Timing Analysis (STA).
- Experience developing test benches and simulations in RTL, Gate, and SDF environments.
- Additional understanding of FPGA synthesis and design processes is beneficial.
- Experience with post-silicon debugging tools such as oscilloscopes and logic analyzers.
- Ability to work effectively within global, cross-functional teams and communicate complex engineering concepts clearly.
- Comfortable using Linux platforms and scripting languages including Perl and Tcl.
Academic Qualifications
- Master’s or Ph.D. degree in Electrical, Electronic, or Computer Engineering.
Additional Information
The position is based in Singapore. AMD offers a comprehensive benefits package described as “AMD benefits at a glance.” AMD is an equal opportunity employer encouraging diverse applicants and complies with inclusive hiring practices across all recruitment stages.
Note: AMD does not accept unsolicited resumes from recruitment agencies and uses AI in its applicant screening in accordance with its Responsible AI Policy.
Minimum education
Doctorate
Industry
Semiconductors